Search for IP
Plan a SoC Project
Design Centers
Search for Tools
Hot Corners
In the SoC World
Free Download
About D&R







OEA Validated Legend’s MSIM Circuit Simulator for Quality of Results in Signal Integrity Analysis of High-Speed Interconnects

Related
MORGAN HILL and SANTA CLARA, Calif., -- May 11, 2004 - OEA International, Inc. (OEA), the industry leader in 3D interconnect extraction, and Legend Design Technology, Inc. (Legend), the leading provider of semiconductor IP characterization and simulation software, today announced that OEA has entered partnership with Legend, and successfully qualified Legend’s circuit simulator MSIM for interconnect modeling with inductances and signal integrity analysis.

“For today’s high-speed circuit designs, signal integrity analysis and interconnect modeling using 3D extraction is definitely required.” said Jerry Tallinger, Vice President of Marketing and Sales at OEA International. “I am pleased to see the high accuracy of the results from qualifying our interconnect modeling and signal integrity analysis tools with the MSIM circuit simulator. The MSIM has been well proven in handling the RCLM (Resistors, Capacitors, Inductors, MOSFETs) models, especially in the cases of mutual inductances. Not only have we the superior accuracy, but also the productivity gain with the high simulation speed of MSIM. We certainly look forward to closer cooperation with Legend to ensure our customers receive the best tools with highest quality.”

“Accurate signal integrity analysis and accurate interconnect modeling is the key for first-silicon-success in deep-submicron and nanometer design” said Dr. You-Pang Wei, President and Chief Executive Officer of Legend Design Technology. “I am glad that OEA has validated Legend’s MSIM as a tool-of-choice for circuit simulation in signal integrity analysis. With both Legend’s MSIM and OEA’s EDA tools, we believe customers will experience a high Quality of Results for on-chip and package interconnects.”

About Legend Design Technology, Inc.
Legend Design Technology, Inc. is a leading provider of characterization and simulation software for semiconductor Intellectual Property (IP) blocks in the SoC designs. With an emphasis on productivity and value, Legend’s CharFlo-Memory! toolset revolutionizes the time consuming and error prone processes associated with memory characterization. CharFlo-Memory!-TD (Technology Development) is used for semiconductor process optimization, verification, and statistical characterization to enhance the productivity and yields of process development. MSIM is Legend’s high-accuracy SPICE circuit simulator with great convergence and extensive model support. Turbo-MSIM is Legend’s high-speed and high-capacity circuit simulator ideal for timing and power simulation, and function verification. Both simulators are well designed for nanometer technology challenges, and provide excellent price-performance. For more information, visit www.LegendDesign.com.

About OEA International, Inc.
OEA International, Inc. designs and licenses state-of-the art parasitic extraction software for the electronic computer aided design (ECAD) industry. OEA software is designed to be extremely high performance and handle very complex models with a high degree of accuracy. OEA products are used to substantially increase engineering productivity and first time success in the design of interconnect and packaging technologies for sophisticated electronic systems and integrated circuits. The company has secured the extraction accuracy leadership role by working closely with major IC and system companies using the most modern process technologies available. Through these relationships, the company has applied it 3D extraction expertise to provide a family of critical net design tools, signal integrity analysis tools, and RF component design tools. For additional information call (408) 778-6747, or visit OEA online at www.oea.com
###




Contact Legend Design Technology, Inc.

Fill out this form for contacting a Legend Design Technology, Inc. representative.

Your E-mail address:
Write your message:



E-mail This Article Printer-Friendly Page





Sponsor Links
D&R Foundry Corner
All the information you need about silicon proven virtual components and foundry opportunities
D&R IP Interconnect Corner
This section highlight key IP interconnection technologies and methodologies that enable fast, efficient and reusable connection between major IP blocks in a SoC design
IP/SOC 2004 - Forum & Exhibition
Do not miss this event !!! December 8-9, 2004 - Grenoble France
SOI (Silicon on Insulator) Corner
Visit this new corner highlighting the benefits of Silicon On Insulator technology.




Home | Feedback | Register | Site Map

All material on this site Copyright 2004 Design And Reuse S.A. All rights reserved.