| 1. |
Tool Suites for IP Library Characterization and Verficiation
|
| |
A. CharFlo-Memory!: Automatic Memory Characterization
|
| |
- Tool of Choice for leading-edge 45nm/65nm/90nm low-power memory compilers
- Handles Power-Gating for low-power memory characterization
- Instance-based characterization and re-characterization for 'new' PVTs
|
|   |
B. CharFlo-Cell!: Automatic Standard Cell/IO Characterization
|
| |
- Reliability and manufacturability aware
- Fully automated characterization
- Multi-goals Bi-Section to prevent glitches/meta-stability with SI checks on
high-risk nodes inside the cell
- High throughtputs with distributed processing for simulation
|
| |
C. Model Diagnoser: Automatic Standard Cell Library Verification
|
| |
- Locate ‘easy-to-break’ parts in .Lib model of any cell library, by analyzing
inside-cell for high-risk spots
- Report signal-integrity problems quantitatively, such as glitch and metastability
inside the cell
- Identify the cells whose functions are inconsistent
- 2~4 hours to diagnose one standard cell library
|
| 2. |
Turbo-MSIM: Full-Chip Fast-Spice Circuit Simulator
|
| |
Tool of Choice for large memory and digital circuits, and mixed-signal designs
100X~1000X speedup over SPICE with analog accuracy
Capacity over hundred millions transistors
Accuracy within 1~3% of SPICE
Broad modeling support
Excellent price-performance
|
| 3. |
MSIM: High-Accuracy Spice Circuit Simulator
|
| |
Tool of Choice for advanced library characterization, analog and mixed-signal designs
5X~10X speedup over standard SPICE for CCS/ECSM model characterization
2X~5X speedup over standard SPICE
Excellent convergence
Accuracy within 1% of standard SPICE
Extensive modeling support for nanometer technology
|