EEdesign HomeRegisterAbout EEdesignFeedbackContact UsThe EET Network


 Online Editions

 Web Sites
   Design & Reuse
Elektronik i Norden
Planet Analog
    Business News
The Work Circuit
TWC on Campus

EBN China
Electronics Express
NetSeminar Services
Custom Magazines

May 9, 2003

Legend upgrades memory characterization tool

By Michael Santarini
EE Times
May 8, 2003 (8:01 p.m. EST)

SAN JOSE, Calif Legend Design Technology Inc. has added a new push button ".lib in-and-out" front end to its Char-Flow Memory embedded memory characterization and modeling tool suite.

According to Legend Design's president and chief executive, You-Pang Wei, the new memory compiler front end, called MSL (MemChar SpiceCut Library), produces a .lib library format file with information such as pin names, slopes and loading for timing models.

The MSL tool reads in a .lib file and automatically generates the controls for running MemChar, Legend Design's Memory Characterization tool and SpiceCut, the company's automated critical path circuit generator.

"We have all the pieces covered for performing embedded memory characterization," said Wei. "CharFlo-Memory supports both Full-Chip and Critical-path based Characterization and Verification.Wei said users enter .lib files, Spice files and an extracted netlist of the design. The Char-Flow produces a refined and more accurately characterized .lib file of the memory model as well as produces a report that gives a before and after comparison of improvements made with Char-Flow Memory suite.

Legend Design also offers the MSIM matrix-inversion based circuit simulator with optimized algorithms for memory and standard cell characterization. The company plans to release a "Turbo" version of the tool in the third quarter of the year and will be previewing it at the Design Automation Conference in June. The flow also works with third-party simulators.

The Char-Flow Memory suite starts at $200,000.

Latest Headlines
  • How to generate at-speed scan vectors
  • Platform supports assertions in software and hardware
  • 'Symbolic' analog EDA start-up reemerges
  • LogicVision adds 'built-in repair analysis'
  • Cadence buys mask prep company in DFM push
  • FPGA tools start-up raises $6.6 million
  • Monterey Design opens R&D center in Armenia


    Free Subscription to EE Times
    First Name   Last Name
    Company Name   Title
    Business Address   City

    Email address  

    EE Times Design Library
    The EE Times' Design Library is a searchable index to the nearly 2,000 design, "how-to" and technical articles posted on community sites in the EE Times Network. This index is structured into four main categories Analog, Communications, Design Automation and Embedded Systems Design and 26 subcategories, making design articles easy to find by subject. Click Here for the Design Library!
    2003 Emerging Markets
    The creative spirit of designers, engineers and scientists continues unabated, despite a dour politico-economic climate, writes special features editor Nicolas Mokhoff, in his introduction to our annual Emerging Markets report. This year's report includes 18 articles, researched and written by our global EE Times Network staff and 14 additional opinions. Click here for more.
    Commsdesign Forum
    Puzzled by a net processing design issue? Trying to choose the right switch fabric architecture? Talk it out with fellow engineers and former NPF CEO Colin Mick in the Talking Net Processing Discussion Forum, which is co-sponsored by and the Network Processing Forum. To join the action visit here.

    Searchable Online Wafer Foundry Process Database
    Alpha technologies website contains the industry's most extensive database of available analog and special purpose wafer foundry processes

    ~~ FREE Technical Library ~~
    Explore the future of Custom IC Design -- Visit Today!!

    PCB Design Technical Publications - Free
    Request your free copy from Mentor Graphics today.

    FPGA Technical Papers
    Download the complete library of FPGA technical papers today!

    Can Infrastructure IP lower your product cost?
    Register for white paper on Infrastructure IP. Intellitech's TEST-IP family lowers product test costs and enables in-the-field re-configuration of FLASH, FPGAs and CPLDS. SystemBIST provides centralized FPGA configuration and embedded test.

    Buy a link NOW:

    Home  |  Register  |  About  |  Feedback  |  Contact
    Copyright 2003 CMP Media, LLC
    Terms and Conditions  |  Privacy Statement